Previous 15994 Revisions Next

r9290 Friday 1st October, 2010 at 03:19:27 UTC by Angelo Salese
[32x]: More Marsch testing documentation
[src/mame/drivers]megadriv.c

src/mame/drivers/megadriv.c
r9289r9290
106106#38 SH-2 Serial Communication (ERROR - returns a Timeout Error)
107107MD & 32x check:
108108#39 MD&SH-2 Master Communication (ERROR)
109#40 (something related to SCI) (STALLS)
110#41 MD&SH-2 Master FM Bit R/W (ERROR)
111#42 MD&SH-2 Slave FM Bit R/W (STALLS?)
109#40 MD&SH-2 Slave Communication (STALLS)
110#41 MD&SH-2 Master FM Bit R/W
111#42 MD&SH-2 Slave FM Bit R/W
112112#43 MD&SH-2 Master DREQ CTL (ERROR)
113113#44 MD&SH-2 Slave DREQ CTL (ERROR)
114#45 MD&SH-2 Master DREQ SRC address (ERROR)
115#46 MD&SH-2 Slave DREQ SRC address (ERROR)
116#47 MD&SH-2 Master DREQ DST address (ERROR)
117#48 MD&SH-2 Slave DREQ DST address (ERROR)
118#49 MD&SH-2 Master DREQ SIZE address (ERROR)
119#50 MD&SH-2 Slave DREQ SIZE address (ERROR)
120#51 SH-2 Master V IRQ (ERROR)
121#52 SH-2 Slave V IRQ (ERROR)
114#45 MD&SH-2 Master DREQ SRC address
115#46 MD&SH-2 Slave DREQ SRC address
116#47 MD&SH-2 Master DREQ DST address
117#48 MD&SH-2 Slave DREQ DST address
118#49 MD&SH-2 Master DREQ SIZE address
119#50 MD&SH-2 Slave DREQ SIZE address
120#51 SH-2 Master V IRQ
121#52 SH-2 Slave V IRQ
122122#53 SH2 Master H IRQ (MD 0) (ERROR)
123123#54 SH2 Slave H IRQ (MD 0) (ERROR)
124124#55 SH2 Master H IRQ (MD 1) (ERROR)
125125#56 SH2 Slave H IRQ (MD 1) (ERROR)
126126#57 SH2 Master H IRQ (MD 2) (ERROR)
127127#58 SH2 Slave H IRQ (MD 2) (ERROR)
128MD VDP check:
129#59 Bitmap Mode Register
130#60 Shift Register
131#61 Auto Fill Length Register
132#62 Auto Fill Start Address Register
133#63 V Blank BIT
134#64 H Blank BIT
135#65 Palette Enable BIT
136SH-2 VDP check:
137#66 Frame Swap BIT
138#67 SH-2 Master Bitmap MD
139#68 SH-2 Slave Bitmap MD
140#69 SH-2 Master Shift
141#70 SH-2 Slave Shift
142#71 SH-2 Master Fill SIZE
143#72 SH-2 Slave Fill SIZE
144#73 SH-2 Master Fill START
145#74 SH-2 Slave Fill START
146#75 SH-2 Master V Blank Bit
147#76 SH-2 Slave V Blank Bit
148#77 SH-2 Master H Blank Bit
149#78 SH-2 Slave H Blank Bit
150#79 SH-2 Master Palette Enable Bit
151#80 SH-2 Slave Palette Enable Bit
152#81 SH-2 Master Frame Swap Bit
153#82 SH-2 Slave Frame Swap Bit
154Framebuffer Check:
155#83 MD Frame Buffer 0
156#84 MD Frame Buffer 1
157#85 SH-2 Master Frame Buffer 0
158#86 SH-2 Slave Frame Buffer 0
159#87 SH-2 Master Frame Buffer 1
160#88 SH-2 Slave Frame Buffer 1
161#89 MD Frame Buffer 0 Overwrite
162#90 MD Frame Buffer 1 Overwrite
163#91 MD Frame Buffer 0 Byte Write
164#92 MD Frame Buffer 1 Byte Write
165#93 SH-2 Master Frame Buffer 0 Overwrite
166#94 SH-2 Slave Frame Buffer 0 Overwrite
167#95 SH-2 Master Frame Buffer 1 Overwrite
168#96 SH-2 Slave Frame Buffer 1 Overwrite
169#97 SH-2 Master Frame Buffer 0 Byte Write
170#98 SH-2 Slave Frame Buffer 0 Byte Write
171#99 SH-2 Master Frame Buffer 1 Byte Write
172#100 SH-2 Slave Frame Buffer 1 Byte Write
173#101 MD Frame Buffer 0 Fill Data
174#102 MD Frame Buffer 1 Fill Data
175#103 MD Frame Buffer 0 Fill Length & Address
176#104 MD Frame Buffer 1 Fill Length & Address
177#105 SH-2 Master Frame Buffer 0 Fill Data
178#106 SH-2 Slave Frame Buffer 0 Fill Data
179#107 SH-2 Master Frame Buffer 1 Fill Data
180#108 SH-2 Slave Frame Buffer 1 Fill Data
181#109 SH-2 Master Frame Buffer 0 Fill Address
182#110 SH-2 Slave Frame Buffer 0 Fill Address
183#111 SH-2 Master Frame Buffer 1 Fill Address
184#112 SH-2 Slave Frame Buffer 1 Fill Address
185#113 MD Palette R/W (Blank Mode)
186#114 MD Palette R/W (Display Mode)
187#115 MD Palette R/W (Fill Mode)
188#116 SH-2 Master Palette R/W (Blank Mode)
189#117 SH-2 Slave Palette R/W (Blank Mode)
190#118 SH-2 Master Palette R/W (Display Mode)
191#119 SH-2 Slave Palette R/W (Display Mode)
192#120 SH-2 Master Palette R/W (Fill Mode)
193#121 SH-2 Slave Palette R/W (Fill Mode)
194MD or SH-2 DMA check:
195#122 SH-2 Master CPU Write DMA (68S) (ERROR)
196#123 SH-2 Slave CPU Write DMA (68S) (ERROR)
197#124 MD ROM to VRAM DMA
198(asserts after this)
128199
129200*/
130201

Previous 15994 Revisions Next


© 1998-2018 The MESS Team