Previous 15994 Revisions Next

r7776 Saturday 10th April, 2010 at 18:03:50 UTC by Wilbert Pol
Fixed disassembly of extended sm8500 instructions (1A, 1B, 4F).
Fixed possible issue when checking for irqs in the lr35902 core.
[src/emu/cpu/lr35902]lr35902.c
[src/emu/cpu/sm8500]sm8500d.c

src/emu/cpu/lr35902/lr35902.c
r7775r7776
269269               cpustate->w.enable &= ~HALTED;
270270               cpustate->w.PC++;
271271               if ( cpustate->w.features & LR35902_FEATURE_HALT_BUG ) {
272                  if ( ! cpustate->w.enable & IME ) {
272                  if ( ! ( cpustate->w.enable & IME ) ) {
273273                     /* Old cpu core (dmg/mgb/sgb) */
274274                     cpustate->w.doHALTbug = 1;
275275                  }
src/emu/cpu/sm8500/sm8500d.c
r7775r7776
188188
189189   if ( instr->arguments )
190190   {
191      if ( instr->arguments != AM_1A || instr->arguments != AM_1B || instr->arguments != AM_4F ) {
191      if ( instr->arguments != AM_1A && instr->arguments != AM_1B && instr->arguments != AM_4F ) {
192192         dst += sprintf( dst, "%-4s ", s_mnemonic[ instr->mnemonic ] );
193193      }
194194      switch( instr->arguments ) {

Previous 15994 Revisions Next


© 1998-2018 The MESS Team